Skip to main content

Senior Physical Design Engineer (2nm/3nm/5nm)

Posted yesterday

quest globalSan Jose (CA)

SENIORITY

Senior

Apply (opens in a new tab)

About the role

Quest Global offers engineering roles focused on advanced semiconductor physical design, delivering on 2nm/3nm/5nm projects with Cadence Innovus/Atop. You will work closely with RTL and DFT teams, use TCL scripting to automate placement and routing, and ensure critical checks like LVS/DRC, STA and power integrity are met. We are seeking engineers with MSEE/MSCS (8+ years) or BSEE/BSCS (10+ years) and strong scripting skills in TCL/Python.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this