Principal Design Engineer — High-Speed Interconnect RTL
armAustin (TX)
Principal Design Engineer — High-Speed Interconnect RTL
Posted today
armAustin (TX)
SENIORITY
Lead
About the role
Arm seeks a seasoned silicon engineer to own microarchitecture, RTL development, and integration of high-speed interconnect subsystems across multiple silicon products. You will translate system requirements into detailed RTL, interfaces, and register definitions, ensuring timely delivery. You will drive the development process from concept to synthesis, collaborating with architecture, verification, performance, firmware, physical design, and implementation teams to meet bandwidth, latency,
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.