Principal Interconnect Architect - Chisel/TileLink IP
sifiveAustin (TX)
Principal Interconnect Architect - Chisel/TileLink IP
Posted today
sifiveAustin (TX)
SENIORITY
Lead
About the role
SiFive is seeking a principal-level hardware engineer to design industry-leading CPU and interconnect IP, driving the adoption of RISC‐V as the architecture of choice for SOC designs across a broad range of vertical applications. The role emphasizes massively configurable IP and generating hardware as configurable software generators using Chisel. The candidate will architect and implement enhanced TileLink interconnects, cache controllers, protocol bridges, and other infrastructure logic in RTL
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.