Senior ASIC Design Engineer - Co-Packaged Optics
ayar labsSan Jose (CA)
Senior ASIC Design Engineer - Co-Packaged Optics
Posted 4 days ago
ayar labsSan Jose (CA)
SENIORITY
Lead
About the role
A cutting-edge technology company in San Jose is seeking an ASIC Sr. Staff Engineer responsible for the design and debug of complex digital subsystems. The ideal candidate will have a BS or MS in Electrical Engineering and over 5 years of experience in ASIC design and verification. Proficiency in Verilog, SystemVerilog, and Python is essential. This role offers an opportunity to work in a fast-paced startup environment with competitive remuneration ranging from $180,000 to $223,000.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.