Senior ASIC Design Engineer - Optics & High-Speed SoCs
ayar labsSan Jose (CA)
Senior ASIC Design Engineer - Optics & High-Speed SoCs
Posted today
ayar labsSan Jose (CA)
SENIORITY
Lead
About the role
Ayar Labs is seeking an ASIC Sr. Staff Engineer to lead design, bring-up and debug of complex digital subsystems in an electro-optical SoC. You will work in a small IC design team, hands-on and independent, delivering clear specifications and robust RTL. You will collaborate with analog, photonics and firmware engineers, develop testbenches, verify with XCelium/VCS/Questa, and drive timing signoff across multiple clock domains in high‐speed interconnects and optics.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.