Skip to main content

Design Verification Engineer

Posted yesterday

sintegraSunnyvale (CA)

SENIORITY

Lead

SALARY

$119,800 - $258,000 per year

Apply (opens in a new tab)

About the role

We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. This role involves close collaboration with design and architecture teams to verify complex digital systems. You could be just the right applicant for this job Read all associated information and make sure to apply.
Responsibilities:
  • Develop and execute SoC and IP-level verification using System
  • Verilog and UVMVerify UCIe, Ethernet MAC & PCS, and PCIe designs
  • Support PCIe Root of Trust verification, including Rambus IPCreate verification plans, tests, assertions, and coverage
  • Debug issues and drive verification closure
Requirements:
  • BS/MS in EE, CE, or related field 5+ years of SoC Design Verification xmcpwfu experience
  • Seniority LevelMid-Senior level
  • Employment TypeFull-time
  • IndustrySemiconductor Manufacturing
  • LocationMountain View, CASalary$119,800.00 – $258,000.00

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this