Senior ASIC RTL Engineer - DFT & SoC Design
cisco systemsSan Jose (CA)
Senior ASIC RTL Engineer - DFT & SoC Design
Posted today
cisco systemsSan Jose (CA)
SENIORITY
Lead
About the role
Cisco Systems, Inc. in San Jose, CA, is seeking a senior RTL design engineer focused on Design for Test (DFT) for Silicon One. You will collaborate with front-end RTL and backend physical design teams to deliver robust silicon solutions and ensure performance and reliability. The role requires 7+ years in Electrical/CS engineering, strong Verilog/System Verilog, and experience with front-end tools (simulators, linting, CDC, synthesis, formal verification).
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.