Skip to main content

FPGA Engineer - SystemVerilog | Xilinx Versal/Alveo

Posted yesterday

bolt graphicsSunnyvale (CA)

SENIORITY

Lead

SALARY

$150,000–$220,000 per year

Apply (opens in a new tab)

About the role

Bolt Graphics in Sunnyvale, CA is seeking an experienced FPGA Engineer to design high-performance FPGA systems using System Verilog on Xilinx Versal/Alveo platforms. You will debug circuits with ILA, create testbenches, and document RTL while coordinating across time zones. Startup culture values adaptability and collaboration. The compensation range is $150,000–$220,000 per year, with benefits including medical, dental, vision coverage, stock options, and a 401(k) match.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this