Lead FPGA Test & DFT Engineer

Posted today

achronix semiconductorSanta Clara (CA)

SENIORITY

Lead

Apply

About the role

A leading semiconductor company based in California seeks a motivated Lead Test Development Engineer to implement innovative manufacturing test solutions. The role involves enhancing test coverage and working closely with design and product teams. Ideal candidates will possess at least 10 years of relevant experience and strong proficiency in DFT architecture and silicon validation. This position offers opportunities in a dynamic engineering environment focused on high-performance products.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this