SR. FPGA Design Engineer w/Active Clearance
a2etechnologiesEl Segundo (CA)
SR. FPGA Design Engineer w/Active Clearance
Posted 17 days ago
a2etechnologiesEl Segundo (CA)
SENIORITY
Lead
About the role
Title: FPGA Design Engineer
Location: San Diego (Onsite)Term: Contract/Perm
Duration: Long Term/Perm Start: ASAP
Required:
Active Clearance 10+ years experience FPGA Design Engineer,.Strong VHDL Skills, System Verilog Deep experience with Bring-Up, Experience in Cryptography is preferred. Good experience with Packet handling and External digital interfaces Required. Experience with Microchip FPGAs a Plus Active Government Clearance Required Onsite Full-Time RequiredA2e Technologies is an equal opportunity employer and federal contractor. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex (including pregnancy, sexual orientation, and gender identity), national origin, disability, protected veteran status, or any other characteristic protected by applicable law. If you are a qualified individual with a disability or a protected veteran and need a reasonable accommodation to complete any part of the application process, please contact hr@a 2etechnologies.com.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this
