Timing Design Engineer ( , $28/hr)
Posted 14 days ago
appleSacramento (CA)
Computer Hardware EngineersApple Orchards
SENIORITY
Lead
About the role
Apple in Sacramento, CA is seeking a Timing Design Engineer on a part-time basis. The role focuses on block-level static timing analysis, clock networks, and timing closure for high-performance SOCs. Strong Verilog and STA experience are required.
You will collaborate with RTL/PD teams, generate ECOs, and help refine CAD methodologies while benefiting from comprehensive health, retirement, and stock options. Apple emphasizes growth support and educational reimbursements.
#J-18808-Ljbffr
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this