Senior Verification Lead – ASIC/FPGA (Remote)
fidusBrooklyn (NY)
About the role
Fidus is seeking a Verification Designer to lead block- and system-level verification for ASIC/FPGA designs. You will build UVM, formal, and assertion-based verification environments, drive coverage closure, and own verification strategy across diverse domains. You’ll work with clients directly and travel as needed.
The role requires 8+ years in ASIC/FPGA verification, strong SystemVerilog/UVM skills, and experience with CRV and coverage metrics. A related degree is required.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this