Design Verification Engineer
software technologyMillbrae (CA)
Design Verification Engineer
Posted yesterday
software technologyMillbrae (CA)
SENIORITY
Lead
About the role
Design Verification Engineer Location: Bay Area (Day1 onsite preferable)
Client:
Google, Facebook, Cisco, Intel Mandatory: UVM minimum 3 years of experience also share a write up along with the submission
Must be proficient with:
Building a test bench for a block using System Verilog and UVM
Writing random tests, directed tests, error tests & performance tests for a block of Verilog and UVM.
Developing, maintaining and supporting of the UVM verification environment.
Debugging tests with design engineers to deliver functionally correct design blocks
Writing & analyzing functional coverage, assertions
Generating and analyzing code coverage & writing waivers.
Thanks & Regards,
Akhil Reddy Vontela
Software Technology Inc
100 Overlook Center, Suite 200 Princeton, NJ 08540.
Email: Akhil.reddy@stiorg.com
Contact: 6096697444
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.