Junior Verification Engineer - Verilog & C/C++

Posted 9 days ago

appleMontpelier (VT)

SENIORITY

Mid

Apply

About the role

Apple is seeking a Level Verification Engineer in Montpelier to drive verification for low-power processor designs. You will work with RTL engineers to craft effective verification strategies and build testbenches using Verilog, SystemVerilog, and scripting in C/C++/Python. Ideal candidates have a Bachelor's degree and hands-on experience with automated verification workflows, testbench development, and comprehensive test coverage to ensure Apple’s advanced processors meet quality and

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this