SoC Physical Integration Engineer - FPGA/ACAP
amdSan Jose (CA)
SoC Physical Integration Engineer - FPGA/ACAP
Posted 3 days ago
amdSan Jose (CA)
SENIORITY
Lead
About the role
AMD in San Jose, CA is seeking an experienced SoC Physical Integration engineer to drive the tape-out readiness of FPGA/ACAP blocks. You will work with Architecture, CAD, Software, and Product Engineering across geographies to enable robust chip-level integration.
Ideal candidates have FPGA expertise, Verilog, SPICE, and hands-on experience with 2nm/3nm nodes. This on-site role requires strong debugging and cross-functional collaboration across teams.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.