Senior ASIC Timing Engineer — Equity + High-Impact Innovation

Posted yesterday

googleSunnyvale (CA)

Computer Hardware Engineers Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

Google Sunnyvale, CA, USA is seeking a Static Timing Engineer to lead the timing closure for high-performance compute ASICs. You will develop constraints, automate timing flows, and collaborate with architecture, logic design, and DFT teams to meet tight performance and power goals. You will work on advanced technology nodes, develop methodologies, and evaluate vendors/tools. In-person interviews are typically required as part of the hiring process.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.