Skip to main content

Principal STA Engineer: Timing Signoff Leader

Posted 2 days ago

tessolveSan Jose (CA)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

Tessolve is seeking a Principal STA Engineer to join our San Jose team to lead timing analysis and signoff for cutting-edge ASIC/SOC designs. You will drive timing closure across multi‑clock/multi‑voltage architectures and collaborate with RTL, Physical Design, DFT, CTS, and CAD teams to enable successful tape-outs at advanced nodes. The ideal candidate has 10+ years in STA, deep technical leadership, and strong scripting skills.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this