Design Verification Engineer

Posted 2 days ago

nextech capitalDenver (CO)

SENIORITY

Lead

Apply

About the role

🚀 Multiple Design Verification (DV) Opportunities - U.S. Based (Hybrid & Onsite) 🚀We are partnered with several cutting-edge semiconductor clients who are actively hiring Design Verification Engineers across a range of domains. These roles are NOT fully remote - each has a defined hybrid or onsite expectation, outlined below If you’re a DV engineer exploring your next move, chances are one of these aligns well👇🔹 Bay Area, CA – Onsite (4x/week)DV Engineer – AI Native• Deep experience verifying AI/ML accelerators, LLMs, TPUs, etc.• 2–13 years of experience🔹 Bay Area, CA – HybridDV Engineers – Multiple Domains Looking for DV engineers with experience in one or more of the following:• CPU / Processor• Networking• PCIe / Ethernet• AI Accelerators• UCIe / CXL• NoC / NIC• Memory Controller

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this