Skip to main content

Senior ASIC DFT/DV Engineer – Hybrid

Posted today

cisco systemsSan Jose (CA)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

Cisco Systems, Inc. in the United States is seeking a senior test engineer to lead DFT test planning and testbench development for advanced silicon devices. You will collaborate across design, verification and PD teams to integrate test logic through all stages from design to post-silicon validation. The role requires strong SystemVerilog expertise, DVE/Verdi debugging, and scripting with TCL and Python. This is a hybrid position with locations in San Jose or Austin.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this