Skip to main content

Senior IC Design Engineer, R&D - P&R, IR/EM, Equity

Posted yesterday

broadcomSan Jose (CA)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

Broadcom is seeking a senior physical design engineer in the Irvine/San Jose area to drive the implementation of complex chips from netlist to GDSII. You will lead floorplanning, partitioning, and block pin assignments, and perform PnR, timing closure, and verification with strong scripting to automate flows. Experience in low-power IC design and Mentor Calibre for physical verification is highly valued. A bachelor's degree with 8+ years (or a master's with 6+ years) is required, with location

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this