CMOS Mixed-Signal Design Engineer: Low-Power PLLs

Posted yesterday

analog bitsSunnyvale (CA)

SENIORITY

Lead

Apply

About the role

A leading mixed-signal IP company in Sunnyvale seeks a CMOS Mixed-Signal Circuit Design Engineer. This role involves designing advanced low-power and high-performance PLLs and PVT sensors. The ideal candidate will possess 1-2 years of experience in circuit design and a Master's degree in Electrical Engineering. Collaborating closely with team members, you will conduct circuit design, supervise layouts, and ensure seamless product delivery. Join us to impact cutting-edge technology while working in a supportive environment.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this