RTL Design Engineer for TPU ASIC – AI Hardware

Posted yesterday

googleSunnyvale (CA)

Computer Hardware Engineers Electronic Computer Manufacturing

SENIORITY

Lead

Apply

About the role

Google Sunnyvale, CA, is seeking an experienced RTL design engineer to shape the future of AI/ML hardware acceleration. You will drive TPU architecture, design RTL IP for ASIC products, and collaborate with software and system hardware teams to bring complex digital designs from concept to production. The role focuses on SoC RTL design for data center accelerators, clocking and reset management, integration with software, and collaboration across multiple teams to deliver scalable AI solutions.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.