Senior FPGA Physical Design Engineer

Posted yesterday

alteraSan Jose (CA)

SENIORITY

Lead

Apply

About the role

Altera, the world’s largest pure-play FPGA solutions provider, seeks a Physical Design Engineer to join our Silicon Design Automation & Implementation team in San Jose, CA. You will contribute to the implementation of custom IP and SoC designs from RTL through GDSII, supporting timing closure, power optimization, and design signoff for next-generation FPGA products. You will work closely with architecture, RTL, DFT, synthesis, verification, and methodology teams to deliver manufacturing-ready

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this