Senior Staff FPGA & IP Integration Engineer

Posted 2 days ago

lattice semiconductorSan Jose (CA)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

SALARY

$221,000 - $320,000 per year

Apply

About the role

Lattice Semiconductor is seeking a Senior Staff Integration Design Engineer in San Jose to drive IP integration, sector-level design, and tapeout-ready design flows. You will own the sector constraints, coordinate with DFT and IP teams, and ensure robust power data integration into full-chip models. The role demands deep Verilog/SystemVerilog expertise, extensive FPGA/ASIC experience, and leadership across cross-functional teams.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.