Silicon Prototype Engineer – SoC Emulation & Verilog Debug
appleCupertino (CA)
Silicon Prototype Engineer – SoC Emulation & Verilog Debug
Posted yesterday
appleCupertino (CA)
SENIORITY
Lead
About the role
APPLE INC in Cupertino, California is seeking a hardware emulation engineer to design and emulate SoC models. You will write Verilog RTL, C/C++ DPI transactors, SV assertions, and develop new flows for emulation model builds. You will collaborate with CAD, design verification, Silicon validation, DFT and SW teams to optimize performance and resource usage. 40 hours/week with a base pay range that reflects experience and location.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.