Skip to main content

High-Speed Digital Verification Engineer

Posted 2 days ago

mogi io ottpodcastshort video apps for youElgin (TX)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

Location: USA - Texas Austin
Employment Type: Permanent
Experience Required: 5 - 10 Years (Minimum 3 years in Design Verification)
Compensation: USD 160000 - 180000
Position Overview: The Verification Engineer will lead RTL design verification for high-speed digital systems. This role focuses on building verification environments, executing test strategies, and ensuring full functional coverage while collaborating with design and architecture teams.
Key Responsibilities: Develop and execute verification plans based on design specs
Build and maintain SV/UVM environments Define and close functional and code coverage Debug RTL and support regression testing Participate in reviews, test planning, and sign-off Document results and collaborate cross-functionally Must-Have Skills 5+ years in digital/RTL engineering 3+ years in design verification Strong knowledge of VLSI verification flows Hands-on with SystemVerilog & UVM (or equivalent) Strong debugging and problem-solving skills
Nice to Have: Protocol/datapath verification experience (Ethernet preferred)
Mixed-signal exposure Strong documentation and communication skills

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this