Senior RFIC Design Engineer — CMOS & Analog Blocks

Posted yesterday

manpowergroupSan Jose (CA)

SENIORITY

Lead

Apply

About the role

Manpower Group is seeking a Principal RFIC Design Engineer IV for our client in the San Jose area. The role involves leading RF/analog IC design from transistor-level architecture to module-level implementation in a hybrid WD schedule (3 days onsite, 2 WFH) with potential for remote-US candidates aligned to PST hours. Open to relocation if converted to FTE, and a 6-month assignment with intent to convert to full-time based on performance and business needs.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this