Senior Analog & Mixed-Signal PLL Designer

Posted yesterday

samsungsemiconductorSan Jose (CA)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

Samsung Semiconductor, Inc. is seeking a talented Senior/Staff PLL Designer to develop high‑performance PLL and clocking subsystems for RF transceivers, SerDes, and high‑speed I/O. You will design and verify frequency synthesizers and clock generation circuitry in advanced CMOS tech. The role requires extensive hands‑on experience with VCOs, DCOs, phase detectors, and related circuitry, plus strong CAD tool proficiency and layout skills.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.