Senior IP Physical Design Lead RTL to GDSII
eliyanMillbrae (CA)
About the role
A leading chiplet startup in San Francisco is seeking a Sr Staff / Principal Physical Design Engineer to innovate and drive the development of cutting-edge ASICs. This role offers the opportunity to oversee the entire design flow from RTL to GDSII while working with a team of experts. Candidates should have a strong background in physical design, timing closure, and mixed signal integration. Excellent communication and leadership skills are essential for ensuring alignment across engineering teams and successful project execution.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this