Senior Digital-AMS RTL & Lab Integration Engineer

Posted yesterday

nxp semiconductorsSan Jose (CA)

Electronics Engineers, Except Computer Printed Circuit Assembly (Electronic Assembly) Manufacturing

SENIORITY

Senior

Apply

About the role

NXP Semiconductors in California seeks a Senior Digital/AMS Design Engineer to drive RTL design and integration for automotive SerDes transceivers. You will own the RTL path through timing closure and support lab validation of the digital-analog wrapper. HDL proficiency (SystemVerilog/Verilog), timing analysis, CDC handling, and Python or Perl scripting are required. You will work with analog front-ends and the verification team to ensure robust operation across PVT variations.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.