Lead ASIC Chip Design Expert Full-Chip Tapeout
eriduSaratoga (CA)
Lead ASIC Chip Design Expert Full-Chip Tapeout
Posted 10 days ago
eriduSaratoga (CA)
SENIORITY
Lead
About the role
A Silicon Valley hardware startup is seeking an ASIC Chip Design Lead to drive chip design execution from micro-architecture through full-chip integration. This technical role requires hands-on RTL development, managing cross-functional design teams, and ensuring timing closure for full-chip designs. Ideal candidates will have extensive experience in RTL design, micro-architecture, and a proven track record of successful full-chip tape-outs, making impactful contributions to AI infrastructure technology.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this