ASIC Physical Design
vaaridatechCalifornia (CA)
About the role
Role -ASIC Physical Design
Location: San Jose, CA (onsite)
Job Type: W2 Contract Interview Process: 1 phone, 1 panel onsite (zoom option)
Skills/JD:
Physical Design engineer to own the entire block Floorplanning, PlacenRoute, Timing Closure DRC/LVS checks Low nm experience preferred Cadence tooling - They are using Innovus and Voltus mostly Synopsys tools for Timing Analysis job requirements below: Good understanding of Cadence tools (Innovous, Quantus, Voltus). Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floorplanning, CTS and place and route. Experience in developing and implementing Power-grid and high speed clock constraints and specifications. Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip and block level. Experience with CDC, static timing analysis methodologies and relevant tools. Understanding and experience of mixed signal environments is a must.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this