Design Verification (DV) Engineer
$200,000
Apply (opens in a new tab)Design Verification (DV) Engineer
Posted today
SENIORITY
Lead
SALARY
$200,000
About the role
- Own an entire testing domain based on your expertise
- Develop end to end testing strategy from IP to SOC-level and to emulation for our AI accelerator silicon
- Use and develop AI-assisted tool flows to accelerate verification and emulation timeline
- Block Level/Sub System VerificationCPU Subsystem/IP integration
- SoC/full-chip Verification
- Emulation testingDMA/NoC Verification
- Multi-SoC/Die to Die protocol verification
- Debug for functional closure of complex design or SOCsProven records on end-to-end pre-silicon verification ownership and deliverables
- Strong Interest in optimizing Verification techniques and life cycle using the latest agentic/AI assisted flows
- Exceptional abilities in analyzing and understanding specification from both hardware and software perspectives
- Well-versed in UVM methodology and testbench architecture
- Ability to define clear goals and milestones to meet aggressive timelines and quickly adapt to a dynamic design life cycle
- Self driven and passionate, with a strong sense of respectful team collaboration
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
