Sr. Physical Design Engineer

Posted 2 days ago

roguebeamSeattle (WA)

Electronics Engineers, Except Computer Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)

SENIORITY

Lead

Apply

About the role

The Role: We're looking for a Senior Physical Design Engineer who can own block- and chip-level implementation from netlist to GDS (and FPGA P&R support) for our phased-array solutions. As one of our early senior digital hires, you will floorplan, place, clock, route, and sign off the silicon that carries digital beamforming and adaptive processing—bridging synthesis to a manufacturable, timing-clean layout. You'll work end-to-end: floorplan and power grid, placement, CTS, routing, extraction, STA collaboration, physical verification, EM/IR, ECOs, and lab support. The decisions you make will directly shape PPA, schedule, and product differentiation.

Responsibilities: Execute physical design for DSP, beamforming, and interface partitions and for top level: floorplan, power, placement, CTS, route, optimizationClose timing with PD tools in partnership with the synthesis/timing owner; implement timing and functional ECOsIntegrate memories, I/Os, high-speed interfaces, and DFT structures; manage congestion and utilization on high-throughput datapathsRun physical verification (DRC/LVS/antenna) and support EM/IR sign-offCollaborate with RTL, synthesis/STA, and DFT on constraints, scan timing, and design changes that affect layoutSupport FPGA P&R and timing when prototypes are used before or alongside ASICContribute to technical strategy, design reviews, documentation, and mentoring as the team growsMinimum QualificationsBachelor's degree in Electrical Engineering, Computer Engineering, or a related field7–10 years of relevant physical design experience (RTL-to-GDS or netlist-to-GDS) on ASICs; FPGA P&R experience a plusHands-on experience with industry PD tools (e.g., Innovus, ICC2/Fusion Compiler, PrimeTime, Calibre or equivalent) Proven timing closure, CTS, and physical verification on multi-clock, high-utilization designsScripting (Tcl/Python) and ability to debug tool and design issues independentlyDemonstrated ability to work with front-end and DFT so implementation matches system performance goalsPreferred QualificationsMSc or PhD in EE/CE or a related fieldTape-out experience and post-silicon or FPGA validation supportBackground in communications (5G/6G, satellite) or radar / phased-array ASICsFamiliarity with high-speed interfaces, low-power design, and Cadence/Synopsys full flowsPrior work on phased-array or multi-antenna systems from concept through fielded productWhy RoguebeamThis is a rare ground-floor opportunity. Joining a startup at this stage means your work has a direct, visible effect on whether the company succeeds—and a corresponding upside as we grow. Because we build the entire system in-house, you'll see your work integrated into real phased arrays and deployed in working systems, not handed off and forgotten. You'll have real ownership and a seat at the table on technical direction. This position requires access to information controlled under ITAR/EAR; applicants must be U.S. persons as defined in 22 CFR 120.62.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.