Senior Static Timing Engineer – ASIC Timing & Automation

Posted yesterday

engineeringjobsnetMontana (WI)

Computer Hardware Engineers Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

Google is seeking a Senior Static Timing Engineer in Sunnyvale, CA, to lead the physical implementation of high-performance ASICs. You will develop constraints, validate timing, and drive timing closure for large compute chips, collaborating with architecture, logic, and DFT teams. The role requires hands-on STA expertise, scripting in Tcl/Perl/Python, and evaluating tools and vendors to ensure robust sign-off across complex design flows.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.