Senior Memory Architect: High-Speed, Low-Power RAM Design

Posted today

lattice semiconductorSan Jose (CA)

Computer Hardware Engineers Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

Lattice Semiconductor, with a major presence in San Jose, California, seeks a Sr. Memory Designer to lead the design of high-speed, low-power memory blocks for FPGA architectures. You will own memory architecture, verification, and integration across the full design flow, collaborating with architecture and design teams to meet performance and yield targets. You will contribute to next-generation memory solutions, drive optimization, and ensure robust design practices while working in a

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.