Senior Verification Lead: SystemVerilog/UVM (Onsite)
amaze systemsRedmond (WA)
Senior Verification Lead: SystemVerilog/UVM (Onsite)
Posted yesterday
amaze systemsRedmond (WA)
SENIORITY
Lead
About the role
A technology consulting firm in Redmond, WA is looking for a Design Verification Lead specializing in SystemVerilog and UVM. The ideal candidate will possess extensive experience in architecting and maintaining UVM testbenches and leading verification teams. Responsibilities include defining verification strategies and collaborating with design teams to ensure quality and efficiency in the silicon development process. This role is crucial for those with a deep understanding of AMBA protocols and a track record in hands-on verification and leadership. Full-time onsite position.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this