Senior RFIC Design Engineer - Analog & Mixed-Signal

Posted yesterday

wdSan Jose (CA)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

WD is seeking a Senior Analog IC Design Engineer to design high-performance analog and mixed-signal blocks in advanced CMOS processes. You will work on transistor- and block-level architectures, simulations, verification, and cross-functional collaboration. This role requires extensive experience, a track record of design releases, and proficiency with Cadence, Mentor, Siemens, and Ansys in a California setting.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.