Skip to main content

Senior Physical Failure Analysis Engineer - Semiconductors

Posted today

SENIORITY

Lead

Apply (opens in a new tab)

About the role

Altera, the world's largest pure-play FPGA solutions provider, is seeking an experienced Physical Failure Analysis Engineer in San Jose, CA. You will identify root causes for yield, reliability, and customer returns, and collaborate with design and process teams to improve devices and packages. Responsibilities include driving failure analysis using SEM, FIB, EDX, and interpreting data from emission microscopy and probing techniques.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this