Lead Memory-Centric SoC Physical Design Engineer

Posted yesterday

samsung semiconductorSan Jose (CA)

SENIORITY

Lead

Apply

About the role

Samsung Semiconductor in San Jose, CA seeks an experienced physical design engineer to own memory-centric IP and full-chip implementations from RTL to GDSII. You will drive PPA convergence, timing, and floorplanning for memory controllers, NoC, and high-speed interconnects, collaborating with RTL and verification teams. The role requires strong scripting skills (Tcl/Python/Perl) and experience with AI/ML workloads, with a focus on delivering designs on time and within budget.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this