High-Speed Hardware Engineer — PCIe Gen5 & Failure Analysis

Posted yesterday

realignSan Jose (CA)

Computer Hardware Engineers Electronic Computer Manufacturing

SENIORITY

Lead

Apply

About the role

Realign Llc in San Jose, CA is seeking an experienced Hardware Engineer to lead high-speed complex hardware design and failure analysis. You will work on networking products with SERDES >25G, PCIe Gen 5+, DDR5 and NVMe/PCIe interfaces, and contribute to power supply architectures. You will perform board bring-up, hardware validation, and qualification testing. Candidates should have 8+ years of hands-on hardware design experience, Cadence CAD workflows, and strong SI/PI skills.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.