Principal PE Validation Engineer — Memory Interface

Posted today

rambuscomSan Jose (CA)

SENIORITY

Lead

Apply

About the role

Rambus seeks a Principal Validation Engineer for its Memory Interface Chip unit in California. The role focuses on lab bring-up, validating high-speed memory designs, and developing automated scripts for lab data analysis. Strong memory system and high-speed signaling knowledge are required, with hands-on hardware experience including x86 systems. The position is full-time with hybrid work options, offering base salary, bonus, equity, and benefits.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this