Principal ASIC Design Engineer - RTL & Silicon Bringup
simaaiSan Jose (CA)
Principal ASIC Design Engineer - RTL & Silicon Bringup
Posted today
simaaiSan Jose (CA)
SENIORITY
Lead
About the role
SiMa.ai, Inc. in San Jose, CA is seeking a Principal ASIC Design Engineer to own complex RTL blocks from concept through silicon bring-up. The role emphasizes hands-on Verilog/System Verilog, block-level optimization, and collaboration with verification, physical design, and firmware teams in a fast-paced startup environment. You will drive ground-up design, timing closure, and DFT readiness while focusing on power, performance, and area targets.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.