Skip to main content

Senior RTL Design Engineer SerDes DSP & Verification

Posted 8 days ago

arctern venturesSan Jose (CA)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

HYPERLUME in San Jose, CA is seeking a Senior PHY RTL Design Engineer to own RTL micro-architecture and drive SerDes DSP function development, verification, and timing/power integration. This role requires deep expertise in high-speed digital design and a track record delivering robust PHY IP. Join a cutting-edge earthtech partner and collaborate with cross-functional teams to ensure reliable silicon that meets performance targets in a rapidly evolving market.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this