Senior ASIC Verification Engineer
virtual vocationsDenver (CO)
Senior ASIC Verification Engineer
Posted yesterday
virtual vocationsDenver (CO)
SENIORITY
Lead
About the role
Leading the implementation of DFT architectures, the remote Senior ASIC Verification Engineer will focus on scan insertion, ATPG test pattern generation, and silicon validation for next-generation coherent optical communications products.
Key responsibilities:
Implement SSN-based test flow DFT architectures using Siemens Tessent tools for RTL and gate netlist DFT implementation
Generate ATPG test patterns and drive scan-based diagnosis methodology for silicon failure debug
Evaluate design readiness for scan insertion and integrate DFT fabrics within subsystems to ensure correct functionality and test coverage
Required qualifications:
Bachelor's degree with 8 years, Master's with 6 years, or PhD with 3 years of related experience
Prior experience with ASICs, including DFT setup, integration, and validation
Experience implementing DFT architectures, including scan insertion and memory/logic BIST
Strong RTL experience to debug DFT-related issues
Familiarity with Verilog/SystemVerilog and advanced silicon process nodes for high-speed designs
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.