Senior RTL Design Engineer — Memory Subsystems for AI

Posted yesterday

ic resourcesMillbrae (CA)

SENIORITY

Lead

SALARY

$190,000 per year

Apply

About the role

A leading semiconductor company is hiring a Senior RTL Design Engineer to develop memory subsystems in high-performance AI accelerators. The role requires expertise in SystemVerilog, HBM/LPDDR/DDR memory technologies, and timing closure. Ideal candidates will have 8+ years of experience and a BS/MS in Electrical or Computer Engineering. This full-time role offers a competitive salary ranging from $190,000 to $230,000 per year.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this