Senior Physical Design Engineer Memory-Centric SoC
conductorSan Jose (CA)
Senior Physical Design Engineer Memory-Centric SoC
Posted yesterday
conductorSan Jose (CA)
SENIORITY
Lead
About the role
Samsung Semiconductor in San Jose, CA, seeks a skilled digital physical design engineer to own memory-centric IP and full-chip floorplanning, CTS, and timing closure.
You will collaborate with RTL/verification teams, develop TCL/Python flows, and contribute to AI/ML workloads while advancing PPA, power integrity, and tapeout on advanced FinFET nodes. This role offers a competitive US-wide pay range and comprehensive benefits in a collaborative, global environment.
Before you apply
Applying takes about a minute. These four things decide how fast it moves after that.
Your profile is current
It's what we read first. Occupations, seniority and locations matter more than a long history.
Two examples you can talk through
Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.
A number in mind
What you're on now and what would make you move. We negotiate better when we know both.
Your notice period
Employers plan around it, and it's the question that stalls offers most often.
Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.
More like this