Skip to main content

ASIC RTL & SoC Design Engineer - Video/Image Processing

Posted today

richmond groupSan Jose (CA)

SENIORITY

Lead

Apply (opens in a new tab)

About the role

The Richmond Group USA partnering with a leading semiconductor company seeks an ASIC Design Engineer RTL and SoC for its San Jose R&D team. This hands-on role covers video and image-processing ICs across microarchitecture, RTL design, SoC integration, verification, tape-out, and chip bring-up. You will join a stable, long-tenured engineering group with ownership across the full chip-development lifecycle, in a Bay Area market that values long-term viability.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.

More like this