Senior Timing Lead Engineer – Ultra-Low-Power SoC

Posted yesterday

efficient computerSan Jose (CA)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

SALARY

$200,000 per year

Apply

About the role

Efficient Computer in San Jose is looking for a Lead STA Engineer to drive timing convergence for their innovative energy-efficient processor. In this cross-functional role, you'll work on cutting-edge fin-FET technologies while collaborating with a team of world-class engineers. Ideal candidates will have a Master's or PhD in Electrical Engineering, alongside substantial experience in static timing analysis and low-power design. Efficient offers a competitive salary between $200,000 to $250,000 and comprehensive benefits.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.