DFT Design Engineer for ML Acceleration ASICs

Posted yesterday

amazon web services awsAustin (TX)

Electronics Engineers, Except Computer Semiconductor and Related Device Manufacturing

SENIORITY

Lead

Apply

About the role

Annapurna Labs (U.S.) Inc. in Austin, Texas, is seeking an ASIC DFT Design Engineer to design and optimize DFT architectures for advanced SoCs used in AWS data centers. You will collaborate with block designers and PD teams, implement RTL in Verilog/SystemVerilog and push high-coverage test patterns for silicon at scale. This role requires a Bachelor's in Electrical/Communications Eng, 5+ years in DFT, experience with ATPG/JTAG/MBIST, and scripting.

Before you apply

Applying takes about a minute. These four things decide how fast it moves after that.

Your profile is current

It's what we read first. Occupations, seniority and locations matter more than a long history.

Two examples you can talk through

Not a portfolio — just two pieces of work where you can explain the decisions and what you'd change.

A number in mind

What you're on now and what would make you move. We negotiate better when we know both.

Your notice period

Employers plan around it, and it's the question that stalls offers most often.

Once you apply, someone reads it and calls you before anything reaches the employer — usually within two working days.